




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ :	A1	(11) International Publication Number: WO 98/08306
H03K 19/177, G06F 15/78		(43) International Publication Date: 26 February 1998 (26.02.98)

(21) International Application Number: PCT/IB97/00987	(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 12 August 1997 (12.08.97)	
(30) Priority Data: 08/700,966 21 August 1996 (21.08.96) US	
(71) Applicant (for all designated States except US): NEO RAM LLC [US/US]; 3 Crafts Road, Gloucester, MA 01930 (US).	
(72) Inventor; and	Published
(75) Inventor/Applicant (for US only): CHATTER, Mukesh [IN/US]; 6 Gina Drive, Hopkinton, MA 01748 (US).	With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.
(74) Agent: RINES, Robert, H.; MacLeod & Co., Bledington Grounds, Bledington, Gloucestershire OX7 6XL (GB).	

(54) Title: RECONFIGURABLE COMPUTING SYSTEM



(57) Abstract

A technique for configuring arrays of programmable logic cells, including those associated with FPGA devices, through a novel DRAM-based configuration control structure that enables not only "on-the-fly" alterable chip and similar device reconfigurations, but, where desired, self-modifying reconfigurations for differing functionalities of the devices, eliminating current serious reconfigurability limitations and related problems, while providing significantly enhanced system performance at low cost. A large amount of memory is available internal to the FPGA and is accessed with a small number of pins such that the reconfiguration time is, for example, four orders of magnitude faster than the traditional approaches and at notably low cost.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IR	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

RECONFIGURABLE COMPUTING SYSTEM

5 The present invention relates to reconfigurable computing, being more particularly, though not exclusively concerned with field programmable gate array (FPGA) and similar architectures.

10 BACKGROUND OF INVENTION

Reconfigurable gate arrays, also known as field programmable gate arrays (FPGA), are widely used in the industry to implement a variety of digital circuits. The application areas include computers, workstations, control systems, etc. A typical traditional FPGA device 15 contains a number of logic cells which are configured to meet the specific design requirements. An unprogrammed FPGA contains a predefined logic cell structure as later described. Each of these said cells is configured to perform a specific task (a logical circuit) to achieve the desired functionality. The programming information is generally loaded serially into the FPGA as a 20 relatively slow process (some devices are loaded via 8 bits wide bus, still a very slow process), where it is retained internally so long as power is applied to the device, by the configuration storage elements typically implemented as distributed static RAM (SRAM). The device can also be reconfigured while the power is on by following a predefined programming sequence which 25 includes the before-described slow serial loading of the reconfiguration data. As an example,

Xilinx Corporation's device XC4025, a traditional FPGA, requires 422,128 bits of programming information and takes nearly 42ms to completely program (or reconfigure) the device. As the device size gets larger, this delay gets bigger.

5

For some applications, where FPGAs are programmed only once at power up and the reconfigurability is not an issue, this rather huge configuration time is generally acceptable. But, it fails to satisfy the requirements of some other applications where performance can be significantly improved, if reconfiguration time is substantially reduced. This problem is prevalent 10 among all types of applications, including real time simulation, coprocessor, digital signal processing and various other algorithms, etc.

15

The invention is designed to eliminate current reconfiguration limitations and related problems and provide significantly enhanced system performance and at reduced cost, enabling substantially universal usage for many applications as a result of providing on-the-fly alterable chip or other logic architecture.

20

Vast numbers of such system designs, especially in high speed computers and workstations, are performance-limited for certain classes of applications such as simulation, due to the fixed structure of the functional units, which severely retards performance of any operations outside their specific domains. These problems are best resolved with an "on-the-fly" 25 reconfigurability, but they have remained unsolved due to the time required for reconfiguration.

Thus the availability of a low cost, high performance machine for some widely used applications requiring dynamically reconfigurable logic has largely remained elusive, that is, until the advent of the present invention that now provides an innovative self modifying on-the-fly reconfigurable FPGA architecture, eliminating these problems and thus providing considerably enhanced performance, at notably lower cost.

5

While illustrative simulation and coprocessor applications are presented hereafter as examples for better understanding of these problems, and the manner in which the invention overcomes them, the invention is in no way to be considered as limited to these exemplary 10 areas only.

10

A Simulation Application Example

15

A big digital integrated circuit design is simulated prior to its expensive and time consuming fabrication cycle to maximize its chances of correct functioning after fabrication. The design is extensively checked on high performance engineering workstations against all possible 20 input conditions by providing stimulus and observing the response. If the response does not meet the expected results, the design is checked for correctness. This iterative process is continued until all possible scenarios have been verified. Simulation is extremely time consuming, expensive and increases the time to market, but this problem is a critical part of the design methodology and is currently managed by splitting the large simulation tasks among a number 25

of engineers and then compiling the results -- a very error prone process, though it does speed up the task at substantially higher cost. The recent fiasco with the Intel Pentium microprocessor floating point unit is a case in point.

5 As an example, consider a new high speed functional unit, designed to add two 32 bit numbers in two clock cycles, for a next generation CPU. Its software-based gate level simulation will take thousands of clock cycles on a high speed workstation. When multiple operation cycles need be verified for such new functional unit designs, the resulting delay, orders of magnitude worse than the actual designed operation, consumes considerable time of the overall simulation.

10

Another approach to this problem has been 'design emulation' (described, for example, in QuickTurn Corporation's emulation brochures), where a design is mapped onto a large number of traditional FPGAs, connected via external hardware, and is run in real time at much slower speed than the speed of operation. This emulation equipment is extremely expensive, requires a long time to set up for each emulation cycle, and some times can not even map the actual design at all, hence not widely used.

20

A Computing Application Example

25

Consider for illustrative background purposes, a computing application example where a complex iterative 64 bit multiplication functionality is to be followed by an additional

5

functionality, and to be performed by a 32 bit CPU for 1024 samples. As the CPU does not have a dedicated functional unit to perform this task, it is split into various sub tasks including a multi-step 32 bit implementation of 64 bit multiplication and the result is added to another 64 bit number by executing multiple 32 bit additions. The process is repeated 1024 times. Clearly this execution consumes a significant amount of CPU time, thereby substantially reducing the performance.

10

It is to the effective solution of these and similar pressing problems, indeed, that the present invention is directed, the invention being believed to be a breakthrough in the evolution of a new type of FPGA and related architecture and method that:

a. provides on-the-fly reconfigurability with architectural innovations rather than sheer device speeds;

15

b. provides self-modifying capability to allow for efficient high speed pipelined implementations;

c. stores large number of configurations internal to the chip;

20

d. provides low pin count for the functionality provided;

e. provides reasonable low cost due to reduction in number of pins; and

25

f. provides a simple system interface to minimize the design effort.

OBJECTS OF INVENTION

5

An objective of the invention, accordingly, is to provide a new and improved dynamically reconfigurable gate array system, architecture and method utilizing a novel DRAM-based configuration control structure that obviates current reconfigurability limitations including those above described, and related problems, while providing significantly enhanced system 10 performance at low cost, and which thereby enable substantially universal usage for myriads of applications.

10

Another object is to provide a method and apparatus to self modify the logic 15 implementation based on pre-determined criteria.

15

20

A further object is to provide such a novel system in which a large amount of memory is available internal to the FPGA and is accessed with a small number of pins, such that the 20 reconfiguration time is 4 orders of magnitude faster than the traditional approaches, and at notably low cost.

20

25

Still another object is to provide a system based on this novel architecture that works 25 equally efficiently in both non-reconfiguration and reconfiguration applications.

Other and further objectives will be explained hereinafter and are more particularly delineated in the appended claims.

5

10

SUMMARY

5 In summary, from one of the broader viewpoints, the invention enhances a method of configuring an array of programmable logic cells each having logic functions controlled by an associated configuration bit memory, that comprises, storing bit information defining multiple program configurations in a DRAM core; connecting a bus to the array to enable a DRAM row wide loading of the configuration bit memories of the cells with bit information defining a desired configuration; and, upon a configuration command, retrieving from the DRAM core, at least a row at a time, the configuration bit information, and loading such information in the bit 10 memories of the cells to control the corresponding cell logic functions to achieve the desired configuration programming.

15 Preferred and best mode designs and techniques are hereafter explained in detail.

20

25

DRAWINGS

The invention will now be described in connection with the appended drawings, in which
Figs. 1 - 3 illustrate prior art techniques as follows:

5

Fig. 1 is a block diagram of a typical prior art FPGA interface;

Fig. 2 shows a typical prior art FPGA internal logic cell structure or array and routing
channels; and

10

Fig. 3 illustrates a typical prior art configurable logic cell for use in a configuration such
as that of Fig. 2;

15

Fig. 4 is a block diagram of a partial top level architecture constructed in accordance with
the present invention, termed herein a 'SONAL' architecture, where the term stands for Self-
modifying, On-the-fly Alterable Logic;

20

Fig. 5 is a block diagram of such a novel architecture which permits implementation of
self modifying logic functions;

25

Fig. 6 is a block diagram of a system architecture also constructed in accordance with
the present invention and embodying the self-modifying "on-the-fly" alterable logic of the

invention termed a 'SONAL' FPGA;

Fig. 7 presents an example of a useful pinout for a 'SONAL' FPGA of the invention ; and

5 Fig 8 is modification of the 'SONAL' FPGA of before-mentioned Fig. 7, adapted for use with a so called 'PARAS' interface and access, described in co-pending U.S. patent application serial number. 08/320,058, filed October 7, 1994, and with a low pin count integrated memory architecture.

10

15

PREFERRED EMBODIMENT(S) OF THE INVENTION

5

It is now in order to describe the invention for eliminating the reconfiguration delay and other previously described bottlenecks in accordance with its new 'SONAL'-centered solution by dramatically reducing the amount of time spent in reconfiguration of FPGAs, and, where desired, by providing a self modifying mode, thereby allowing functional alteration without external intervention, resulting in much faster execution time. Other benefits include the availability of large memory inside the FPGA, resulting in reduced system cost, as before stated.

10

15

20

25

As before mentioned, Fig. 1 shows the prior art FPGA interface using FPGA units (#1 - -- #n) programmed through a bus system, so-labelled, by a CPU working with main memory. The FPGA units have the internal logic cell structure or array and routing channels of Fig. 2, with each configurable logic cell having logic functions controlled by an associated configuration static RAM (SRAM) as represented in Fig. 3, wherein the configuration data is stored in the small localized internal static RAM bits. In this invention, however, a DRAM core, as shown in Fig. 4, is used to store multiple configurations. The configuration SRAM bits required for the device configuration are also provided. A DRAM row wide bus is provided (where the term "row" as used herein also embraces a part or fraction of a row), which connects directly to the SRAM bits, which then subsequently control the programmable elements. After a configuration command is given, a row is retrieved each time and is stored in the said SRAM bits, until all the necessary configuration storage elements have been loaded. A partial reconfiguration is

achieved by only loading those SRAM bits which need be changed. A further enhancement of this invention is to provide masking capability such that only bits which need be changed are allowed to be loaded into configuration SRAM. It is also possible to load new configuration data into the DRAM while the chip is operational. The same DRAM is also usable as storage space accessible from both the external I/O or via the internal logic. From the external interface side, it will have a narrow I/O width data interface, but internally its row wide bus can be used to store/retrieve maximum of a row wide data in one access. Once a row has been selected internally, the capability to access the column data at very high speed makes this an ideal space for state machine usage. It is not necessary to follow the traditional, equal number of rows and columns approach; and in some cases, it may be advantageous to have a structure with considerable bias towards rows as distinguished from columns, to allow for even faster dynamic reconfiguration. The over all functionality can be best illustrated with an example.

Consider a traditional FPGA which requires 32768 bits to configure all its programmable elements and with a maximum serial rate of 10 Mhz, at which it can be reconfigured. The reconfiguration time is then roughly 3.3ms. Assume that a corresponding 'SONAL' contains a 256K x 8 DRAM core as part of its architecture as shown in Fig. 4. After receiving the reconfiguration command, a row containing 4096 bits (512 bits per row x 8 bits wide) is retrieved in the 'SONAL' FPGA and is stored in corresponding configuration SRAM bits. This row retrieval and subsequent storage process is repeated 8 times in this example to load all the required configuration SRAM bits. If the row retrieval rate is 40ns, then a total of 320ns is required completely to reconfigure the FPGA. This is a most significant advantage of the

invention over the current-day existing FPGA solutions requiring 3.3ms. The present invention thus provides an improvement of roughly 4 orders of magnitude over the traditional approach. It should be noted, moreover, that the bus does not have to be a full row wide and can be a fraction of row still herein termed a "row" as before stated, with corresponding reduction in performance.

5

This fast reconfiguration time of the 'SONAL' can be further improved by incorporating multiple DRAM banks 'm' such that if 'r' rows are required to configure the device and it takes 't' nano seconds to retrieve a row, then:

10

Configuration time = $r \times t/m$.

One reason to have configuration SRAM bits is the refresh requirement of the DRAM core. It is certainly possible to replace these SRAM bits also by localized DRAM cells, but this is not a preferred solution due to the interference caused by the refresh requirement. Elimination of these bits will reduce the cost and power consumption of the device. An alternate embodiment of this invention involves using two identical banks of DRAMs such that the identical configuration data is loaded in both of them. Assuming that a row provides sufficient data to configure the entire FPGA, then no SRAM bits are required; and when one bank is being refreshed, another one provides the configuration data. The concept can be extended to 'm' banks such that ' $m/2$ ' banks have the same configuration information as the other ' $m/2$ ' banks.

20

In one application of this device, a serial stream of multiplexed data can be split among its constituent serial streams, converted to parallel format and simultaneously loaded into a DRAM row at different predetermined column addresses.

5 In another alternate embodiment of this invention, an internal DRAM bank is used for reconfiguration data only while another internal bank is primarily used for general purpose memory, such that externally both banks are accessed via the same interface to minimize the cost.

10 In yet another embodiment of this invention, a self-modifying circuit can be designed with one possible implementation shown in Fig. 5. Here, a small SRAM core, with data width equal to the number of bits required to decode each row address uniquely, drives the selected row addresses of the DRAM, internally. The number of SRAM core address locations in this 15 self-modifying architecture is subject to the required depth of the reconfiguration capability. As an example, in this case, it is shown as 32 x 9 SRAM. There are 5 address bits for this SRAM core, which are driven by the FPGA control logic. In response to a configuration data bit command from the logic cell array or otherwise at the appropriate event or time when certain 20 logic conditions are met, the output of the SRAM core is used to retrieve the row wide configuration data. The new circuit implementation may have different control logic driving the SRAM core address inputs, subject to the state of various circuit elements, resulting in yet another circuit functionality implementation; and so on and so forth, automatically. Thus the 25 chip functionality can be dynamically altered to a predetermined logic implementation subject

to the outcome of certain logic conditions. This technique provides a highly efficient self-modifying circuit requiring minimum intervention from the associated CPU, thus enhancing the overall system performance significantly, and has wide ranging applications in digital signal processing algorithms, pipelined designs etc. One potential application is to segment a large pipelined design into multiple configurations and these configurations are loaded as required by the processing hardware. This significantly reduces the number of gates required to implement designs due to reusability of the gates, thereby reducing the chip cost. This is only achievable because of the very high speed "on-the-fly" self-modifying capability.

10

The SRAM core can also be implemented with other technologies such as Flash or EEPROM.

At the system level, multiple such 'SONAL' devices can be connected on the system bus to enhance the capability of the machine as shown in Fig. 6. It should be noted that this on-the-fly approach to reconfigurability or self-modifying circuit is not limited to FPGAs only, and can also be part of a CPU containing similar reconfigurable elements.

Consider, for example, 'JAVA' (the most widely used Internet language) which is specifically designed to be platform independent, thereby providing complete portability among various machines. The disadvantage is that 'JAVA' runs extremely slow as it does not take advantage of unique architectural capabilities of different CPUs. One approach to improve 'JAVA' execution speed is by providing it a common virtual hardware platform (in addition to

25

the traditional CPU functionality), alterable at very high speed. This virtual hardware is implemented either by providing reconfigurability with 'SONAL' capability on CPUs themselves or implemented as a separate 'SONAL' FPGA. This architecture thus retains the key element of platform independence, yet provides higher speed execution.

5

'SONAL' I/O Interface

10 The chip has somewhat different pinout to reflect its unique architecture. One possible pinout is shown exemplarily in Fig. 7, providing a traditional DRAM interface with separate address and data buses. Consider an example of a 'SONAL' with 256K x 8 DRAM. Using the traditional DRAM access approach, 21 pins are required (9 for address, 8 for data, 1 each for 'RAS', 'CAS', 'WRITE' and 'Output Enable'). A 'WAIT' signal is also provided for the system bus 15 interface whenever an internal transfer between the FPGA cells and the DRAM core is taking place. The CPU (or other master controller) can either use it to delay the start of access, or in an alternate implementation, the access cycle can be extended to allow for the internal transfer to complete, before proceeding with this access. Further improvement to this invention may be 20 made to reduce the pin count and thus cost, if the interface access mechanism of said copending application, called 'PARAS' DRAM, is used along with the 'SONAL' organization. [This application discloses a method of and apparatus for improving the accessing capability of 25 asynchronous and synchronous dynamic random access memory devices by a novel interfacing and accessing procedure in which the same pins are used for each of row, column and data

accessing and in both the read and write cycles; such enabling effectively increasing the data bandwidth and addressing range in substantially the same size packages but with fewer pins.]
Using such 'PARAS' model, only 13 pins and one additional for 'WAIT' are needed as shown in Fig. 8. It should be noted, furthermore, that in applications where it is not necessary to access the DRAM after the configuration data has been loaded, and, hence no external access is required, the same pins can be used as traditional FPGA I/O pins.

5

It is also possible further to reduce the number of I/O pins by splitting the row and column addresses into multiple sub addresses, and by sharing the data and control pins over the same lines. This clearly slows down the access time from the external devices, such as a CPU, but provides even lower pin count, reduced cost, and on-the-fly alterable FPGA in operation.

10

15

Simulation Application Implemented with 'SONAL'

20

25

As an example, if a fast 32 bit adder, capable of adding two 32 bit numbers in 2 clock cycles is designed for a next generation CPU and the workstation is equipped with 'SONAL' type FPGA operating as coprocessor, then the adder simulation typically will take a few clock cycles. In accordance with the preferred embodiment, the 'SONAL' can be dynamically reconfigured and then the function can be verified by executing the task in real time on such configured 'SONAL'. This compares well against the traditional workstation without 'SONAL' approach, which typically takes thousands of cycles.

Computing Application Implemented with 'SONAL'

Using again for illustrative background purposes, a computing application example where a complex iterative 64 bit multiplication functionality is followed by an addition functionality. 5 if this is to be performed by a 32 bit CPU for 1024 samples, a CPU equipped with 'SONAL' configures it to operate as a function specific unit executing the iterative 64 bit function in a step, thereby substantially improving the machine performance compared to the traditional approach described earlier.

10 The advantages of such novel FPGA architectures using the invention are therefore, as before indicated, the provision of on-the-fly reconfigurability with architectural innovations rather than sheer device speeds; self modifying capability to allow for efficient high speed pipe-lined implementations; storing a large number of configurations internally to the chip; reducing pin 15 count for the functionality provided, with relatively low cost due to reduction in the number of pins; and providing a system design interface nearly identical to existing FPGA units, thus minimizing the design cycle.

20 Further modifications will also occur to those skilled in this art including, among others, providing logic to enable high speed serial data loading into the DRAM for networking, multimedia and other applications, and implementing this approach as part of the CPU itself rather than an external device, or applying this external DRAM interface along with internal

connectivity for fast reconfigurability to other devices than FPGAs, and such are considered to fall within the spirit and scope of the invention as defined in the appended claims.

CLAIMS

1. A method of configuring an array of programmable logic cells each having logic functions controlled by an associated configuration bit memory, that comprises, storing bit information defining multiple program configurations in a DRAM core; connecting a bus to the array to enable a DRAM row wide loading of the configuration bit memories of the cells with bit information defining a desired configuration; and, upon a configuration command, retrieving from the DRAM core, at least a row at a time, the configuration bit information, and loading such information in the bit memories of the cells to control the corresponding cell logic functions to achieve the desired configuration programming.
10
2. A method as claimed in claim 1 and in which the row-at-a-time retrieval and loading enables re-configuration on-the-fly.
15
3. A method as claimed in claim 1 and in which the array comprises an FPGA device, and the logic cell bit memories comprise SRAM distributed bits.
- 20 4. A method as claimed in claim 1 and in which, upon completion of a function by the array of logic cells, a bit command is generated to indicate a new desired functionality of the array; and a supplemental memory core is provided containing the bit address of a DRAM row and connected to be responsive to the next functionality bit command and correspondingly to drive

the DRAM, retrieving and loading the configuration bit information representing said next functionality in the bit memories of the cells, controlling the corresponding cell logic functions and thereby self-reconfiguring the array to perform the next functionality.

5 5. A method as claimed in claim 4 wherein said self reconfigurability continues automatically for subsequent desired functionality commands.

10 6. A method as claimed in claim 3 and in which partial reconfiguration is effected by loading only those SRAM bits which need to be changed.

15 7. A method as claimed in claim 1 and in which the DRAM core is also used as storage space accessible from both external I/O interfacing and internal logic.

20 8. A method as claimed in claim 7 and in which, during external interfacing, the internal row wide bus stores/retrieves a maximum of row wide data in one access; and, once a row has been internally selected, rapidly accessing column data.

25 9. A method as claimed in claim 1 and in which new configuration data is loaded into the DRAM core while the device is operating.

10. Apparatus for configuring an array of programmable logic cells each having logic functions controlled by an associated configuration bit memory, the apparatus having, in combination, a

DRAM core for storing bit information defining multiple program configurations; a bus interconnecting the array and the DRAM core such as to enable a DRAM row wide loading of the configuration bit memories of the array of logic cells with bit information defining a desired configuration; means for generating a configuration command; and, upon such configuration command, and responsive thereto, means for retrieving from the DRAM core, at least a row at 5 a time, the configuration bit information; and means for loading such information in said bit memories of the logic cells to control the corresponding cell logic functions to achieve the desired configuration programming.

10 11. Apparatus as claimed in claim 10 and in which the array comprise, an FPGA device, and the logic cell bit memories comprise SRAM distributed bits.

15 12. Apparatus as claimed in claim 10 and in which an access control circuit is provided connected to input the DRAM core and connected to one or both of a DRAM arbitration and refresh logic module responsive to a configuration command internally emanating from the array of logic cells, and an external DRAM interface.

20 13. Apparatus as claimed in claim 11 and in which an access control circuit is provided connected to input the DRAM core and responsive to data bits corresponding to a DRAM row address emanating from an SRAM memory core unit containing data width equal to the number of bits required to decode DRAM row addresses uniquely, thereby to drive the selected row addresses of the DRAM internally, and with the SRAM unit connected to receive address bit 25

configuration command signals from the array of logic cells.

14. Apparatus as claimed in claim 13 and in which the said configuration command signal is generated upon completion of a function by the array of logic cells, as a new configuration for a next desired functionality of the array; and, upon the designated DRAM row address, correspondingly decoding the DRAM core from the access control means; means for loading the configuration bit information representing said next functionality, as returned from the DRAM core, in the bit memories of the logic cells, thereby to control the corresponding cell logic functions and thus self-reconfiguring the array to perform the next functionality, with said self-reconfiguring continuing automatically for subsequent desired functionality commands.

15. Apparatus as claimed in claim 14 and in which the logic cell array generates 5 address bits and the SRAM unit generates 9 data bits corresponding to a DRAM row address, the SRAM unit containing 32x9 bits

16. Apparatus as claimed in claim 10 and in which, the logic cell array, upon completion of a function, generates a bit command to indicate a next desired functionality of the array; and there is further provided a supplemental memory core containing the bit address of a DRAM row and connected between the array and the DRAM core to respond to said next functionality bit command and correspondingly to drive the DRAM to retrieve and load the configuration bit information representing said next functionality in the bit memories of the cells of the array, to control the corresponding cell logic functions, thereby to enable self-reconfiguration of the array

25

to perform said next functionality.

17. Apparatus as claimed in claim 16 and in which the supplemental memory core comprises a SRAM core.

5

18. Apparatus as claimed in claim 16 and in which said self-reconfiguration continues automatically for subsequent desired functionality commands.

10

19. Apparatus as claimed in claim 11 and in which only a partial reconfiguration is effected, wherein the loading means load only those SRAM bits which need to be changed.

15

20. Apparatus as claimed in claim 10 and in which the DRAM core is also used as storage space accessible from both external I/O interfacing and internal logic.

20

21. Apparatus as claimed in claim 20 and in which, during external interfacing, the internal row wide bus stores/retrieves a maximum of row wide data in one access; and, once a row has been internally selected, means is provided for rapidly accessing column data.

25

22. Apparatus as claimed in claim 10 and in which the array is part of a programmable device and new configuration data is loaded into the DRAM core while the device is operating.

23. Apparatus as claimed in claim 22 and in which the device includes an FPGA.

24. Apparatus as claimed in claim 11 and in which the row-at-a-time retrieval and loading enables re-configuration on-the-fly.

25. Apparatus as claimed in claim 11 and in which two identical banks of DRAMs are provided with identical configuration data loaded into each.

5

26. Apparatus as claimed in claim 24 and in which when one bank is having its DRAM core(s) refreshed, the other provides the configuration data.

10

15

1/6




FIG. 1
PRIOR ART

LOGIC CELL									
LOGIC CELL									
LOGIC CELL									
LOGIC CELL									
LOGIC CELL									
LOGIC CELL									
LOGIC CELL									
LOGIC CELL									
LOGIC CELL									
LOGIC CELL									

FIG. 2
PRIOR ART

3/6




FIG. 3
PRIOR ART

4/6




FIG. 4

5/6




FIG. 5

6/6




FIG. 7




FIG. 8




FIG. 6

INTERNATIONAL SEARCH REPORT

Interr. Application No

PCT/IB 97/00987

A. CLASSIFICATION OF SUBJECT MATTER
 IPC 6 H03K19/177 G06F15/78

According to International Patent Classification(IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6, G06F H03K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 430 687 A (HUNG LAWRENCE C ET AL) 4 July 1995 see column 2, line 15 - line 62 see column 5, line 30 - column 6, line 20 see column 8, line 24 - column 11, line 17 ---	1-26
A	US 5 500 609 A (KEAN THOMAS A) 19 March 1996 see column 25, line 5 - column 27, line 18 ---	1,2,10, 24
A	US 5 504 440 A (SASAKI PAUL T) 2 April 1996 see column 1, line 30 - line 33 ---	2,24

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

1

Date of the actual completion of the international search

Date of mailing of the international search report

2 January 1998

12/01/1998

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Michel, T

INTERNATIONAL SEARCH REPORT

Interr. Application No
PCT/IB 97/00987

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	CONNER D: "RECONFIGURABLE LOGIC" EDN ELECTRICAL DESIGN NEWS, vol. 41, no. 7, 28 March 1996, pages 53-56, 58, 60, 62 - 64, XP000592126 see the whole document -----	6,19

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/IB 97/00987

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5430687 A	04-07-95	NONE	
US 5500609 A	19-03-96	EP 0669056 A JP 8503111 T WO 9410754 A US 5469003 A US 5528176 A US 5552722 A US 5670897 A	30-08-95 02-04-96 11-05-94 21-11-95 18-06-96 03-09-96 23-09-97
US 5504440 A	02-04-96	WO 9737431 A US 5614844 A	09-10-97 25-03-97

Trademark

24-Jun-04

Case Number: 30289-3-101

Country: US

Attorney(s): MPB

United States of America

Trademark: ESSIBUY.COM & Design

Client: Buy.Com Inc.

Owner: engin Engineered Support Systems, Inc

Client Reference No.:

Case Type:

Application Status: Opposition

Application Number: 76/242,027

Filing Date: 17-Apr-2001

Priority Number:

Priority Date:

Registration Number:

Registration Date:

Publication Number:

Publication Date: 20-Aug-2002

Last Renewal:

Next Renewal:

First Use Date: 16-Nov-2000

First Use In Commerce: 16-Nov-2000

ITU:

Allowance Date:

Agent:

Agent Reference Number:

List Of Actions

Action(s) Du	Due Date		Action Taken
1 mo - Paris Conv	17-Sep-2001	Reminder	01-Jan-1873
DDL - Paris Conv	17-Oct-2001	Due Date	01-Jan-1873
Status Chk	17-Oct-2001	Due Date	01-Jan-1873
NOP/OA?	17-Jan-2002	Due Date	01-Jan-1873
Published for Opp?	18-Jun-2002	Due Date	19-Jun-2002
Published for Opp?	25-Jun-2002	Due Date	01-Jul-2002
Published for Opp?	01-Jul-2002	Due Date	01-Jul-2002
Check 8/30 OG for ad	30-Aug-2002	Due Date	19-Sep-2002
2 wks to OPP DDL	05-Sep-2002	Due Date	19-Sep-2002
1 wk to OPP DDL	12-Sep-2002	Due Date	19-Sep-2002
OPP DDL	19-Sep-2002	Due Date	19-Sep-2002
Opposition to publication?	19-Oct-2002	Reminder	19-Sep-2002
Discovery priod t/open	09-Jan-2003	Reminder	01-Jan-1873

Trademark

24-Jun-04

DDL - Buy.com's Answer to CC	09-Aug-2003	Due Date	08-Aug-2003
Deposition of ESSI	29-Aug-2003	Due Date	01-Jan-1873
DDL to res to ESSI's dis. Req	10-Oct-2003	Due Date	10-Oct-2003
Suspension period ends	30-Jan-2004	Due Date	07-Nov-2003
Discovery priod t/close	03-Feb-2004	Due Date	
Tstmny priod f/plntff t/open	05-Feb-2004	Reminder	
Tstmny priod f/plntff t/close	05-Mar-2004	Due Date	
Tstmny priod f/dfndnt t/open	04-Apr-2004	Reminder	
Tstmny priod f/dfndnt t/close	04-May-2004	Due Date	
Rebuttal tstmny priod t/open	04-Jun-2004	Reminder	
Rebuttal tstmny priod t/close	03-Jul-2004	Due Date	
suspension of opp. Procedings	31-Jul-2004	Due Date	
Reb. priod for pl in CC open	02-Aug-2004	Reminder	
Reb. priod for pl in CC close	17-Aug-2004	Due Date	
Brief for Plaintiff in opp due	16-Oct-2004	Due Date	
BRIEF DUE	15-Nov-2004	Due Date	
BRIEF DUE	17-Dec-2004	Due Date	
REPLY BRIEF DUE	03-Jan-2005	Due Date	

Class(es): 35

Goods: Logistics management in the field of military operations, via online website; promoting the goods and services of others by providing a web site at which users can link to other operating units in the field of engineering and manufacturing military support equipment and electronics for the military and commercial customers

Opposition No. 91153979

Remarks: 07-08-2002: Checked PTO website for status - no publication date yet.
07-22-2002: PTO website shows publication date as 8/20/02.
09-19-2002: Notice of Opposition filed with the TTAB
10-01-2002: Blue postcard rec'd confirming receipt of the Notice of Opposition filed with the TTAB
12-30-2002: Notice of Opposition rec'd from the TTAB
02-03-2003: First Request for Extension of Time to Respond to the Notice of Opp rec'd from the opp counsel
05-14-2003: Answer by Opposer to Counterclaim Petition to Cancel filed with the TTAB and served on opposing counsel
05-19-2003: Postcard rec'd confirming receipt of Answer by Opposer to Counterclaim Petition to Cancel filed with the TTAB
06-30-2003: Joint Request for Extension of Discovery and Testimony Period Deadlines filed with the TTAB by opp counsel and forwarded us a copy of same
07-10-2003: Notice from TTAB setting forth new discovery dates
07-21-2003: Ltr to opp counsel enc the Second Notice of Deposition to Engineered Support Systems, Inc

Trademark

24-Jun-04

08-04-2003: Ltr to opp counsel re the Responses to the Discovery requests
08-06-2003: Buy.com's Third Request for Production of Documents to Application
Engineered Support Systems, Inc. and Buy.com's Second Set of Interrogatories to Applicant
Engineered Support Systems, Inc. served on opposing counsel
08-08-2003: Ltr to the TTAB enc the Answer by Opposer to the Counterclaim Petition to
cancel previously submitted on 5/14/03
08-20-2003: Suspension notice rec'd from the PTO
09-05-2003: First Request for Production of Documents rec'd from opp counsel
10-06-2003: 3rd set of Interrogatories to Applicant forwarded to ESSI and 4th Request for
Production of Documents to Applicant
10-10-2003: Ltr to opposing counsel enc the Response to ESSI's 1st set of Interr and
requests for production of docs, and informing that over 14,000 and if they want it they will
have to pay for it
11-07-2003: Joint Request for Extension of Discovery and Testimony period DDLs filed
with the TTAB
12-11-2003: Email to client enc draft settlement and license agreement.
01-31-2004: Notice of suspension of opposition activities mailed by PTO (received on 02-
17-2004) - action suspended for 6 mo. (07-31-2004) as parties negotiate possible settlement.

User ID: ASheridan

Date Created: 11-Jun-2002

Last Update: 18-Feb-2004